

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
REQUEST FOR FILING NATIONAL PATENT APPLICATION

Under 35 USC 111(a) and Rule 53(b)

PATENT APPLICATION

Hon. Commissioner of Patents
Washington, D.C. 20231

JC891 U.S. PTO



10/13/00

WITH SIGNED DECLARATION

NONPROVISIONAL
NON REISSUE
NON PCT NAT PHASE

Sir:

Herewith is the PATENT APPLICATION of
Inventor(s): EEROLA, Ville et al

jc825 U.S. PTO
09/689680
10/13/00

Title CORRELATOR

Atty. Dkt.: PM 274422 | 2990978US
M# Client Ref

including:

Date: October 13, 2000

1. Specification: 15 pages (only spec. and claims)
2. Specification in non-English language
3. Declaration Original Facsimile/Copy Abstract 1 page(s); 19 numbered claims
4. Drawings: 13 sheet(s) informal; formal of size: A4 11"
5. See top first page re prior Provisional, National or International application(s). ("X" box only if info is there and do not complete corresponding item 5 or 6). (Prior M# _____ SN _____)
6. AMEND the specification please by inserting before the first line: -- This is a Continuation-in-Part
 Divisional Continuation Substitute Application (MPEP 201.09) of:
6(a) National Appln. No. _____ / filed _____ (M# _____)
6(b) International Appln. No. _____ filed _____
7. AMEND the specification by inserting before the first line: -- This application claims the benefit of U.S. Provisional Application No. 60/ _____, filed _____ . --
8. Attached is an assignment and cover sheet. Please return the recorded assignment to the undersigned.
9. Prior application is assigned to _____

by Assignment recorded _____ Reel _____ Frame _____

10. FOREIGN priority is claimed under 35 USC 119(a)-(d)/365(b) based on filing in FINLAND

11. _____ (country)

Application No.	Filing Date	Application No.	Filing Date
(1) 19992209	October 13, 1999	(2) 20000519	March 7, 2000
(3)		(4)	
(5)		(6)	
(7)		(8)	
(9)		<input type="checkbox"/> See 3 rd page for additional priorities	

12. _____ (No.) Certified copy (copies): attached; previously filed (date) _____
in U.S. Application No. _____ / filed on _____
13. Small entity status is not claimed; is claimed (Pre-filing confirmation required)
- 13(a). Attached: 1 (No.) Small Entity Statement(s) (since 9/8/00 small entity statement(s) not essential to make claim)

14. **DOMESTIC/INTERNATIONAL** priority is claimed under 35 USC 119(e)/120/365(c) based on the following provisional, nonprovisional and/or PCT international application(s):

Application No.	Filing Date	Application No.	Filing Date
(1)		(4)	
(2)		(5)	
(3)		(6)	

15. This application is being filed under Rule 53(b)(2) since an inventor is named in the enclosed Declaration who was not named in the prior application.

16. Attached:

17. Preliminary Amendment: Claim 6, line 1, delete "4 or 5"

Claim 9, line 1, change "any one of claims 1 to 5 and 7 to 8" to -- claim 1 --

Claim 15, line 1, delete "or 14"

Claims 18 & 19, line 1, delete "or 17"

jc825 U.S. PRO
09/689680
10/13/00

THE FOLLOWING FILING FEE IS BASED ON CLAIMS AS FILED LESS ANY ABOVE CANCELLED

				Large/Small Entity		Fee Code
18. Basic Filing Fee				\$710/\$355	\$355	101/201
19. Total Effective Claims	19	minus 20 =	*0	x \$18/\$9 =	+ 0	103/203
20. Independent Claims	3	minus 3 =	*0	x \$80/\$40 =	+ 0	102/202
*If answer is zero or less, enter "0"						
21. If any proper multiple dependent claim (ignore improper) is present, add (Leave this line blank if this is a reissue application)				+ \$270/\$135	+ 0	104/204
TOTAL FILING FEE ENCLOSED =						\$355
23. If "non-English" box 2 is X'd, add Rule 17(k) processing fee				+ \$130	+ 0	139
24. If "assignment" box 8 is X'd, add recording fee				+ \$40	+ 40	581
25. <input type="checkbox"/> Attached is a Petition/Fee under Rule No.				+ \$130	+ 0	122
TOTAL FEE ENCLOSED =						\$395
26. Our Deposit Account No. 03-3975						
Our Order No. 60258		274422				
C#		M#				

CHARGE STATEMENT: The Commissioner is hereby authorized to charge any fee specifically authorized hereafter, or any missing or insufficient fee(s) filed, or asserted to be filed, or which should have been filed herewith or concerning any paper filed hereafter, and which may be required under Rules 16-18 (missing or insufficient fee only) now or hereafter relative to this application and the resulting Official document under Rule 20, or credit any overpayment, to our Account/Order Nos. shown above for which purpose a duplicate copy of this sheet is attached.

This **CHARGE STATEMENT** does not authorize charge of the **issue fee** until/unless an issue fee transmittal form is filed.

Pillsbury Madison & Sutro LLP
Intellectual Property Group

1100 New York Avenue, NW
Ninth Floor
Washington, DC 20005-3918
Tel: (202) 861-3000
RCI/mhn

By Atty: Richard C. Irving

Reg. No. 38499

Sig:

Richard C. Irving

Fax: (202) 822-0944

Tel: (202) 861-3788

NOTE: File in duplicate with 2 post card receipts (PAT-103) & attachments

Applicant or Patentee: VLSI SOLUTION OY

Attorney's Docket No.: M. 274422

Serial or Patent No.:

Filed or Issued: October 13, 2000

For: Correlator

**VERIFIED STATEMENT (DECLARATION) CLAIMING SMALL ENTITY STATUS
37 CFR 1.9(f) AND 1.27(c) - SMALL BUSINESS CONCERN**

I hereby declare that I am:

the owner of the small business concern identified below:
 an official of the small business concern empowered to act on behalf of the concern identified below:

NAME OF CONCERN: VLSI SOLUTION OY

ADDRESS OF CONCERN: Hermiankatu 6-8 C, FIN-33720 Tampere

I hereby declare that the above identified small business concern qualifies as a small business concern as defined in 13 CFR 121.3-18, and reproduced in 37 CFR 1.9(d), for purposes of paying reduced fees under Section 41(a) and (b) of Title 35, United States Code, in that the number of employees of the concern, including those of its affiliates, does not exceed 500 persons. For purposes of this statement, (1) the number of employees of the business concern is the average over the previous fiscal year of the concern of the persons employed on a full-time, part-time or temporary basis during each of the pay periods of the fiscal year, and (2) concerns are affiliates of each other when either, directly or indirectly, one concern controls or has the power to control the other, or a third party or parties controls or has the power to control both.

I hereby declare that rights under contract or law have been conveyed to and remain with the small business concern identified above with regard to the invention, entitled: Correlator

by inventor(s): Ville Eerola and Tapani Ritonиеми

described in:

the specification filed herewith.
 application serial no. _____, filed October 13, 2000.
 patent no. _____, issued _____.

If the rights held by the above identified small business concern are not exclusive, each individual, concern or organization having rights to the invention is listed below*, and no rights to the invention are held by any person, other than the inventor, who could not qualify as a small business concern under 37 CFR 1.9(c) or by any concern which would not qualify as a small business concern under 347 CFR 1.9(d) or a non-profit organization under 37 CFR 1.9(e).

*NOTE: Separate verified statements are required from each named person, concern or organization having rights to the invention averring to their status as small entities. (37 CFR 1.27)

FULL NAME: _____

ADDRESS _____

INDIVIDUAL SMALL BUSINESS CONCERN NONPROFIT ORGANIZATION

FULL NAME: _____

ADDRESS _____

INDIVIDUAL SMALL BUSINESS CONCERN NONPROFIT ORGANIZATION

I acknowledge the duty to file, in this application or patent, notification of any change in status resulting in loss of entitlement to small entity status prior to paying, or at the time of paying, the earliest of the issue fee or any maintenance fee due after the date on which status as a small entity is no longer appropriate. [37 CFR 1.28(b)]

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application, any patent issuing thereon, or any patent to which this verified statement is directed.

Name of Person Signing: TAPANI RITONIEMI

Title of Person Other Than Owner: MANAGING DIRECTOR

Address of Person Signing: INSINÖÖRINKATU 84B31, 33720 TAMPERE, FINLAND

Signature: T. R. Ritonиеми

Date: OCTOBER 6, 2000

APPLICATION UNDER UNITED STATES PATENT LAWS

Atty. Dkt. No. PM 274422/2990978US
(M#)

Invention: CORRELATOR

Inventor (s): EEROLA, Ville
RITONIEMI, Tapani

Pillsbury Madison & Sutro LLP
Intellectual Property Group
1100 New York Avenue, NW
Ninth Floor
Washington, DC 20005-3918
Attorneys
Telephone: (202) 861-3000

This is a:

- Provisional Application
- Regular Utility Application
- Continuing Application
 - The contents of the parent are incorporated by reference
- PCT National Phase Application
- Design Application
- Reissue Application
- Plant Application
- Substitute Specification
 - Sub. Spec Filed _____
 - in App. No. _____ / _____
- Marked up Specification re
Sub. Spec. filed _____
In App. No _____ / _____

SPECIFICATION

CORRELATOR

BACKGROUND OF THE INVENTION

The invention relates to a correlator in a receiver for a spread spectrum signal and particularly to the generation in the correlator of the different 5 code phases required in the tracking of a spreading code.

In spread spectrum systems, the bandwidth used for transmitting a signal is substantially wider than is required for the data to be transmitted. The spectrum of a signal is spread in the transmitter by means of a pseudo-random spreading code, which is independent of the original data. In the receiver, a code replica, which is an identical copy of said spreading code, is 10 used to narrow the spectrum of a signal. Spread spectrum systems can be coarsely divided into direct sequence (DS) spread spectrum systems and frequency hopping (FH) spread spectrum systems. In frequency hopping systems, the transmission frequency is varied in accordance with a pseudo-random spreading code within the limits of the available bandwidth, i.e. hopping occurs from one frequency to another. In direct sequence systems, the 15 spectrum is spread to the available bandwidth by shifting the phase of the carrier in accordance with a pseudo-random spreading code. The bits of a spreading code are usually called chips as distinct from actual data bits.

20 To enable a spectrum to be narrowed in a direct sequence receiver, the receiver has to be able to synchronize with a received signal as accurately as possible and to maintain the synchronization. Rapid implementation of this synchronization is vital in several applications.

Advantages of spread spectrum systems include their resistance to 25 interference, wherefore they are generally used in military applications. Furthermore, in direct sequence systems, the propagation time of a signal between a transmitter and a receiver can be accurately measured, enabling the use of applications utilizing distance measurement, such as positioning systems. Distance measurement is based on synchronization of a spreading 30 code, which can usually be carried out very accurately, usually at an accuracy of more than 1/10 chip. Further, since the frequency of the code is high, very good measurement accuracy is achieved. When the transmission time of the code is known, the time taken up by the propagation of the signal can be calculated, which, by division with the speed of light, yields the distance between 35 the transmitter and the receiver.

Figure 1 shows a spread spectrum system based on a direct sequence, in which system a transmitter 101 comprises not only a data modulator 104, but also a spreading code modulator 106 for spreading a transmitted spectrum by means of a spreading code. A receiver 102 comprises a despreading modulator 108, which operates with a spreading code replica identical to said spreading code and correlates a received signal with said spreading code replica. If the spreading code and the spreading code replica generated in the receiver are identical, and the spreading code replica and the spreading code included in the received signal are in phase, a data modulated signal preceding the spreading is obtained from the output of the despreading modulator 108. At the same time, any spurious signals are spread. A filter 110, which succeeds the despreading modulator 108, lets the data modulated signal through, but removes most of the power of a spurious signal, which improves the signal-to-noise ratio of the received signal. In order for the system to operate, the spreading code replica generated in the receiver has to be and stay in phase with the spreading code included in the received signal. For this reason, a special synchronization algorithm is required for the spreading code in addition to regular carrier and data synchronization.

A known manner of implementing spreading code tracking is to use the correlator of Figure 2, comprising two branches 202 and 204, in which an incoming signal S_{in} is correlated with an early C_e and late C_l spreading code replica locally generated with generation means 209. Both branches comprise a multiplier 205, 206 for correlating the signal, a filter 207, 208, and a quadratic detector 210, 211 for detecting the correlation result. Correlation results 214 and 216 obtained from the branches 202 and 204 are subtracted from one another by an adder 212. A discrimination function depending on the phase difference of the local spreading code replica and the phase error of the code included in the incoming signal S_{in} and on the function of the detector used is obtained from the output of the adder 212, and this discrimination function is used to adjust the phase of the spreading code in the right direction.

Figure 3 shows the graph of a discrimination function, which has been normalized such that the maximum amplitude of the signal is ± 1 .

Figure 4A shows another known correlator structure for spreading code tracking, i.e. a tau-dither correlator, in which the same correlator 402 is used alternately with an early C_e and late C_l spreading code replica locally generated with generation means 407. A loop filter 404 averages a difference

405 between alternate correlations, and as a result 406 is obtained a discrimination function similar to that in the implementation of Figure 2. Figures 4B, 4C and 4D show the control signals $g(t)$, $\bar{g}(t)$ and $g'(t)$, respectively, of the tau-dither correlator of Figure 4A. Since in the tau-dither correlator, each correlation is calculated for only half the time, some of the signal-to-noise ratio of the signal is lost, but, owing to the smaller number of necessary components compared with the implementation of Figure 2, this structure has been popular, particularly as an analog implementation. However, in present digital correlators, this structure is no longer much used.

10 Figure 5 shows a third known structure for spreading code tracking. Here, early C_e and late C_l versions of a spreading code replica locally generated with generation means 509 are first subtracted from one another with an adder 506, and the obtained result 508 is correlated with an incoming signal S_{in} . This implementation is approximately equivalent to that of Figure 2, but 15 requires fewer components than the implementation of Figure 2.

10 Figure 6 shows a known structure for generating a phased code replica, i.e. a three-stage shift register 604. The generation means block of Figures 2, 4 and 5 can be replaced by the structure of Figure 6. A code replica C_{in} generated with a code generator 602 controlled by a clock signal CLK_{gen} is 20 clocked to the shift register 604 with a clock signal CLK_{sr} . An early C_e (advanced) a precise C_p and a late C_l (delayed) code replica are obtained from the outputs 606, 608, 610, respectively, of the registers of the shift register. The phase difference of the code replica between two register elements is $1/F$, wherein F is the clock frequency of the shift register. This phase difference 25 usually varies from the length of one chip to that of $1/10$ chip. The most used phase difference is $\pm 1/2$ chip, yielding the best result as regards discrimination. Smaller phase differences are used when spreading code phase tracking has to be more accurate, which is important particularly in distance measurement applications. A small phase difference of a spreading code results in a 30 weaker signal-to-noise ratio for the discrimination signal used in spreading code replica tracking, but the error in spreading code tracking obtained as the final result is usually smaller than when a greater phase difference of a spreading code is used. The phase difference is usually generated by obtaining the clock signal CLK_{sr} of the shift register from a clock generator controlled 35 in accordance with the tracking algorithm of the spreading code, and the clock signal CLK_{gen} of the code generator is generated by dividing the clock signal

generated by the clock generator by a positive integer (usually between 2 and 10). If the division ratio exceeds two, 'narrow' correlation is involved, and is useful when the attempt is to decrease the phase error in spreading code tracking caused by multipath propagation. In such an implementation, the discrimination function can be changed by changing both the frequency of the clock generator and the division ratio in such a manner that the clock frequency of the code generator remains unchanged. The problem in such adjustment is that when the clock frequency is changed, the length in time of the shift register changes, which changes the timing of the generated spreading code replica. A three-stage shift register cannot either be used to implement more than ± 1 -chip wide 'wide' discrimination functions because of the autocorrelation properties of the spreading code, since when small code phase errors are used, a 'dead point' is created in the discrimination function, and at this point the value of the function is zero.

It is also known to use a longer than three-stage shift register for generating code phases and more complex discrimination functions in such a way that each output of the shift register is separately connected to a separate correlator. However, such a structure requires more components than the structure shown in Figure 6.

20 BRIEF DESCRIPTION OF THE INVENTION

It is an object of the invention to provide a device for generating different code phases so as to allow the discrimination function to be changed without changing the ratio of the clock frequencies of the shift register and the code generator and to allow different phase differences and discrimination functions that are of different widths or complex to be implemented with a simple structure. The objects of the invention are achieved with a device, which is characterized by what is stated in the independent claims. The preferred embodiments are disclosed in the dependent claims.

In the invention, the desired code phase is generated by combining the desired outputs of a multi-stage shift register as a suitable linear combination with a special logic branch. Each code phase (e.g. early, precise or late) preferably has a separate logic branch, or code phases can be taken directly from the outputs of the shift register. There may be one or more such logic branches that generate code phases, and each output of the shift register can preferably be connected to more than one logic branch.

In an embodiment of the invention, different code phases are generated by combining the outputs of the shift register and by taking code phases directly from the outputs of the shift register.

5 In a second embodiment of the invention, all outputs of the shift register are connected to each logic branch. This allows corresponding code phases to be generated from any combination of shift register outputs.

In a third embodiment of the invention, shift register outputs are connected to logic branches and interlaced so that for example two early code phases and two late code phases are achieved.

10 According to still another embodiment of the invention, the combination of the shift register outputs is controlled at the logic branches at least with one combination control signal. This enables easy setting and change of a code phase by changing the combination control signal(s).

15 The invention is preferably suitable for the generation, in a correlator implemented with a correlator structure shown in Figures 2, 3 or 5, of code phases having different phases and required in spreading code tracing. Such implementation of code tracing is necessary for example in spread spectrum receivers.

20 The device of the invention is advantageous as it allows the generated code phases to be changed by software and the out-of-phase code replicas obtained from different outputs of the shift register to be combined linearly in order to implement versatile discrimination functions. Furthermore, the device of the invention also enables the implementation of 'wide' discrimination functions.

25 BRIEF DESCRIPTION OF THE FIGURES

The invention will be described below in greater detail by preferred embodiments with reference to the attached drawings, in which

Figure 1 shows a spread spectrum system based on a direct sequence;

30 Figure 2 shows a prior art correlator structure;

Figure 3 shows the graph of a discrimination function;

Figure 4A shows a second prior art correlator structure;

Figure 4B, 4C and 4D show control signals of the correlator structure of Figure 4A;

35 Figure 5 shows a third prior art correlator structure;

Figure 6 shows a prior art structure for generating an early, precise and late code phase;

Figure 7 shows an implementation according to the invention;

5 Figure 8 shows a one-bit implementation of the implementation of Figure 7;

Figure 9A shows a second implementation according to the invention;

Figure 9B shows a third implementation according to the invention; and

10 Figures 10A to 13D show the graphs of discrimination functions obtained with a structure according to the invention.

DETAILED DESCRIPTION OF THE INVENTION

Figure 7 shows an implementation according to the invention, comprising a 9-stage shift register 702 and an early 722, late 723 and a precise 15 724 branch for generating an early C_e , precise C_p and late C_l code phase, respectively. A code C_{in} , generated with a code generator 602 which is controlled by a clock signal CLK_{gen} and corresponds to the code generator shown in Figure 6, is applied to the shift register 702, which comprises registers 703 to 711 and is controlled by a clock signal CLK_{sr} . Branch 722 comprises four 20 multipliers 712 to 715 and a 4-input adder 720, and branch 723 comprises four multipliers 716 to 719 and a 4-input adder 721. To the inputs of multipliers 712 to 715 of branch 722 are connected the outputs of registers 703 to 706, respectively, and combination control signals $ec0$ to $ec3$, which are used to set 25 weighting coefficients for the outputs of registers 703 to 706. The outputs of multipliers 712 to 715 are connected to the outputs of adder 720, and the early code phase C_e is obtained from the output of adder 720. To the inputs of multipliers 716 to 719 of branch 723 are connected outputs of registers 708 to 711, respectively, and combination control signals $lc0$ to $lc3$, which are used to set 30 weighting coefficients for the outputs of registers 708 to 711. The outputs of multipliers 716 to 719 are connected to the inputs of adder 721, and the late code phase C_l is obtained from the output of adder 721. The output of register 707 is connected to branch 724, from whose output the precise code phase C_p is obtained. The implementation of Figure 7 can be advantageously used also 35 without the precise branch 724 in a correlator structure of the kind shown in Figure 5.

Figure 8 shows a one-bit implementation of the structure of Figure 7, in which multipliers 712 to 719 and adders 720 and 721 are implemented with AND components 812 to 819 and OR components 820 and 821, respectively. An 8-bit control signal $ctrl$ corresponds to the control signals $ec0$ to $ec3$ and $lc0$ to $lc3$. This circuit is useful when one of the outputs of registers 703 to 706 is selected to branch 722 and one of the outputs of registers 708 to 711 is selected to branch 723.

Figure 9A shows a second implementation according to the invention, which, corresponding to the implementation of Figure 7, comprises a code generator 602, a 9-stage shift register 702 and branches 722, 723 and 724 for generating an early C_e , precise C_p and late C_l code phase, respectively. In this case branch 722 comprises nine multipliers 901 to 909 and a 9-input adder 910, branch 723 comprises nine multipliers 911 to 919 and a 9-input adder 920, and branch 724 comprises nine multipliers 921 to 929 and a 9-input adder 930. To the inputs of multipliers 901 to 909 of branch 722 are connected the outputs of registers 703 to 711, respectively, and combination control signals $ec0$ to $ec8$, which are used to set early branch weighting coefficients for the outputs of registers 703 to 711. The outputs of multipliers 901 to 909 are connected to the inputs of adder 910 and the early code phase C_e is obtained from the output of adder 910. To the inputs of multipliers 911 to 919 of branch 723 are connected the outputs of registers 703 to 711, and combination control signals $lc0$ to $lc8$, which are used to set late branch weighting coefficients for the outputs of registers 703 to 711. The outputs of multipliers 911 to 919 are connected to the inputs of adder 920, and the late code phase C_l is obtained from the output of adder 920. To the inputs of multipliers 921 to 929 of branch 724 are connected the outputs of registers 703 to 711, and combination control signals $pc0$ to $pc8$, which are used to set precise branch weighting coefficients for the outputs of registers 703 to 711. The outputs of multipliers 921 to 929 are connected to the inputs of adder 930 and the precise code phase C_p is obtained from the output of adder 930.

Figure 9B shows a third implementation according to the invention, in which two early C_{e1} and C_{e2} and two late C_{l1} and C_{l2} code phases are generated. The implementation comprises a code generator 602 and a 9-stage shift register 702, corresponding to the implementation of Figure 7. In addition, the implementation comprises four logic branches 951 to 954 for generating said two early C_{e1} and C_{e2} and two late C_{l1} and C_{l2} code phases. A 16-bit combina-

tion control signal CTRL controls the combination. Logic branch 951 comprises four logic gates 931 to 934 and a four-input adder 947, logic branch 952 comprises four logic gates 935 to 938 and a four-input adder 948, logic branch 953 comprises four logic gates 939 to 942 and a four-input adder 949 and logic branch 954 comprises four logic gates 943 to 946 and a four-input adder 950. Logic gates 931 to 946 are three-level logic gates comprising a control input ctrl, a data input data_in and an output data_out, and which implement the truth table according to Table 1.

10

Table 1. Truth table of logic gates 931-946

ctrl	data_in	data_out
0	-1	0
0	0	0
0	+1	0
1	-1	-1
1	0	0
1	+1	+1

To the data and control inputs of logic gates 931 to 934 of branch 951 are connected the outputs of registers 703 to 706, respectively, and bits 0 to 3 of combination control signal CTRL, the bits being able to be used to select the outputs of registers 703 to 706 that are to be connected to this branch 951. The outputs of logic gates 931 to 934 are connected to the inputs of adder 947, and the first early code phase C_{e1} is obtained from the output of adder 947. To the data and control inputs of logic gates 939 to 942 of branch 953 are connected the outputs of registers 704 to 707, respectively, and bits 4 to 7 of combination control signal CTRL, the bits being able to be used to select the outputs of registers 704 to 707 that are to be connected to this branch 953. The outputs of logic gates 939 to 942 are connected to the inputs of adder 949, and the second early code phase C_{e2} is obtained from the output of adder 949. To the data and control inputs of logic gates 935 to 938 of branch 952 are connected the outputs of registers 707 to 710, respectively, and bits 8 to 11 of combination control signal CTRL, the bits being able to be used to select the outputs of registers 707 to 710 that are to be connected to this branch 952. The outputs of logic gates 935 to 938 are connected to the inputs of adder

948, and the first late code phase C_{11} is obtained from the output of adder 948. To the data and control inputs of logic gates 943 to 946 of branch 954 are connected the outputs of registers 708 to 711, respectively, and bits 12 to 15 of combination control signal CTRL, the bits being able to be used to select 5 the outputs of registers 708 to 711 that are to be connected to this branch 954. The outputs of logic gates 943 to 946 are connected to the inputs of adder 950, and the second late code phase C_{12} is obtained from the output of adder 950.

Figures 10A to 13D show discrimination functions generated from 10 different code phases obtained by means of different combination control signals using the structure of Figure 7. The graphs are normalized in the same way as the graph of Figure 3, i.e. maximum amplitude is ± 1 . Accordingly, the graphs are not directly comparable, but rather show the shape and width of a discrimination function in each particular case. The shape of a discrimination 15 function depends on both the phasing of the shift register 702 and the function of the detector used to detect the correlation result. When linear detection is used, coherent reception has to be used, and the detection is carried out at the I branch of the I/Q signal. When quadratic detection is used, the detection is carried out at both the I and Q branches, and the results obtained are summed 20 up. Discrimination functions have the general form:

$$D(\tau) = \text{Re}(\det(C(\tau, \text{dout_e}, \text{in}))) - \text{Re}(\det(C(\tau, \text{dout_I}, \text{in}))),$$

wherein

$\det()$ = detector function, which is

25 for a linear detector: $\det(I + jQ) = I$, and

for a quadratic detector: $\det(I + jQ) = I^2 + Q^2$,

$C(\tau, x, y)$ = correlation function for phase difference τ :

$$C(\tau, x, y) = \int x(t)y(t + \tau),$$

τ = phase difference between incoming signal and precise code

30 phase,

dout_e = early code phase,

dout_I = late code phase,

in = signal incoming to receiver.

35 Figures 10A to 10D show discrimination functions of a 'narrow' correlator, obtained by linear detection. One output of the shift register 702 is se-

lected to the early 722 and late 723 branches. The clock frequency of the shift register 702 used is 8^* chip frequency ($= 8^*$ clock frequency of code generator), i.e. the phase difference between the outputs of two successive registers of the shift register 702 is 1/8 chip long. In Figure 10A, the output of register 706 5 is selected to the early branch 722, and the output of register 708 is selected to the late branch 723. In Figures 10B, 10C and 10D, the corresponding registers are 705 and 709, 704 and 710, 703 and 711, respectively.

Figures 11A to 11D show discrimination functions of a 'wide' correlator, obtained by linear detection. The clock frequency of the shift register 702 10 used is the same as the chip frequency, i.e. the phase difference between two successive register outputs of the shift register 702 is 1 chip long. In Figure 11A, the output of register 706 is selected to the early branch 722, and the output of register 708 is selected to the late branch 723. In Figure 11B, the corresponding registers are 705 and 709. In Figure 11C, the outputs of registers 703 to 706, summed up, are selected to the early branch, and the outputs of registers 708 to 711, summed up, are selected to the late branch. In Figure 11D, the sum of the outputs of registers 703, 704, 705 and 706 is selected to 15 the early branch, the sum being weighted with weighting coefficients 4, 3, 2 and 1, respectively, and the sum of the outputs of registers 708, 709, 710 and 20 711 is selected to the late branch, the sum being weighted with weighting coefficients 1, 2, 3 and 4, respectively.

Figures 12A to 12D show discrimination functions of a 'narrow' correlator, obtained by quadratic detection. One output of the shift register 702 is selected to the early 722 and late 723 branches. The employed shift register 25 702 clock frequency is 8^* chip frequency, i.e. the phase difference between the outputs of two successive registers of the shift register 702 is 1/8 chip long. In Figure 12A, the output of register 706 is selected to the early branch 722, and the output of register 708 is selected to the late branch 723. In Figures 12B, 12C and 12D, the corresponding registers are 705 and 709, 704 and 710, 703 30 and 711, respectively.

Figures 13A to 13D show discrimination functions of a 'wide' correlator, obtained by quadratic detection. The employed shift register 702 clock frequency is 2^* chip frequency, i.e. the phase difference between two successive register outputs of the shift register 702 is 1/2 chip long. In Figure 13A, 35 the output of register 706 is selected to the early branch 722, and the output of register 708 is selected to the late branch 723. In Figure 13B, the correspond-

ing registers are 705 and 709. In Figure 13C, the outputs of registers 703 to 706, summed up, are selected to the early branch, and the outputs of registers 708 to 711, summed up, are selected to the late branch. In Figure 13D, the sum of the outputs of registers 703, 704, 705 and 706 is selected to the early 5 branch, the sum being weighted with weighting coefficients 4, 3, 2 and 1, respectively, and the sum of the outputs of registers 708, 709, 710 and 711 is selected to the late branch, the sum being weighted with weighting coefficients 1, 2, 3 and 4, respectively.

The structure of the invention is not limited to a three-branch implementation only. The precise code phase can be generated as a combination of the early and late code phases, allowing the use of the structure of the invention as two-branched. The structure of the invention can be used as single-branched for example in the correlator shown in Figure 5, in which the early and late code phases are summed up before correlation, by replacing 10 the generator 509 and the adder 506 by the single-branch structure and code generator of the invention. Structures according to the invention including 15 more than three branches are also feasible.

The structure of the invention, combined with a code generator, is usable for example in the correlator shown in Figures 2, 4 or 5, by replacing 20 the generator 209, 407 or 509, respectively, with the structure and code generator of an embodiment of the invention. In other respects, the structure and operation of the correlator are as shown in the figures. Such a correlator can be used for example in the spread spectrum receiver 102 of Figure 1. The invention thus relates also to a correlator and/or spread spectrum receiver, or 25 the like device using the structure of the invention.

It is obvious to a person skilled in the art that as technology advances, the basic idea of the invention can be implemented in a variety of ways. The invention and its embodiments are thus not limited to the above examples, but may vary within the scope of the claims.

CLAIMS

1. A device for generating at least one code phase, comprising a shift register comprising N outputs and an input to which a code sequence to be phased is applied, N being an integer greater than two,
5 at least one logic branch, controlled by at least one combination control signal, on the basis of which the logic branch combines the code phase from i outputs of the shift register, i being an integer between 2 and N .
2. A device as claimed in claim 1, wherein at least one logic branch comprises
10 i two-input selectors, to the first input of each of which is connected one input of the shift register and to the second input is connected one combination control signal, and
an i -input combiner, to whose outputs are connected the outputs of said i selectors and from whose output said code phase is obtained.
3. A device as claimed in claim 1, wherein
15 $N \geq (M_1, M_2)$, M_1 and M_2 being integers greater than one, and wherein the device comprises
a first logic branch comprising M_1 two-input selectors to which the outputs of M_1 registers of the shift register and M_1 combination control signals
20 are connected in such a way that to the inputs of each selector is connected one output of the shift register and one combination control signal, and an M_1 -input combiner to whose inputs are connected the outputs of said M_1 selectors and from whose output the first code phase is obtained,
a second logic branch comprising M_2 two-input selectors to which the outputs of M_2 registers of the shift register and M_2 combination control signals
25 are connected in such a way that to the inputs of each selector is connected one output of the shift register and one combination control signal, and an M_2 -input combiner to whose inputs are connected the outputs of said M_2 selectors and from whose output the second code phase is obtained.
4. A device as claimed in claim 3, wherein the device comprises
30 a third branch connected directly to the output of one register of the shift register and from which the third code phase is obtained.
5. A device as claimed in claim 1, wherein
35 $i = N$, and the device comprising
a first logic branch comprising N two-input selectors to which the

outputs of the shift register and N combination control signals are connected in such a way that to the inputs of each selector is connected one output of the shift register and one combination control signal, and an N-input combiner to whose inputs are connected the outputs of said N selectors and from whose 5 output the first code phase is obtained,

10 a second logic branch comprising N two-input selectors to which the outputs of the shift register and N combination control signals are connected in such a way that to the inputs of each selector is connected one output of the shift register and one combination control signal, and an N-input combiner to whose inputs are connected the outputs of said N selectors and from whose 10 output the second code phase is obtained, and

15 a third logic branch comprising N two-input selectors to which the outputs of the shift register and N combination control signals are connected in such a way that to the inputs of each selector is connected one output of the shift register and one combination control signal, and an N-input combiner to whose inputs are connected the outputs of said N selectors and from whose 15 output the third code phase is obtained.

20 6. A device as claimed in claim 3, 4 or 5, wherein the first, second and third code phases obtained from the first, second and third logic branches, 20 respectively, are an early, late and precise code phase, respectively.

7. A device as claimed in claim 1, wherein

$N \geq (M_1, M_2, M_3, M_4)$, M_1, M_2, M_3 and M_4 being integers greater than one, and the device comprising

25 a first logic branch comprising M_1 two-input selectors to which any M_1 outputs of the shift register and any M_1 combination control signals are connected in such a way that to the inputs of each selector is connected one output of the shift register and one combination control signal, and an M_1 -input combiner to whose inputs are connected the outputs of said M_1 selectors and from whose output the first code phase is obtained,

30 a second logic branch comprising M_2 two-input selectors to which any M_2 outputs of the shift register and M_2 combination control signals are connected in such a way that to the inputs of each selector is connected one output of the shift register and one combination control signal, and an M_2 -input combiner to whose inputs are connected the outputs of said M_2 selectors and 35 from whose output the second code phase is obtained,

a third logic branch comprising M_3 two-input selectors to which any

M3 outputs of the shift register and M3 combination control signals are connected in such a way that to the inputs of each selector is connected one output of the shift register and one combination control signal, and an M3-input combiner to whose inputs are connected the outputs of said M3 selectors and 5 from whose output the third code phase is obtained, and

10 a fourth logic branch comprising M4 two-input selectors to which any M4 outputs of the shift register and M4 combination control signals are connected in such a way that to the inputs of each selector is connected one output of the shift register and one combination control signal, and an M4-input combiner to whose inputs are connected the outputs of said M4 selectors and 15 from whose output the fourth code phase is obtained.

15 8. A device as claimed in claim 7, wherein the first, second, third and fourth code phases obtained from the first, second, third and fourth logic branches, are a first early code phase, a second early code phase, a first late code phase and a second late code phase, respectively.

9. A device as claimed in any one of claims 1 to 5 and 7 to 8, wherein the code phases obtained from the outputs of the logic branches are changed by software by changing the combination control signals.

10. A device as claimed in claim 1, wherein the selectors are multipliers and/or AND gates.

11. A device as claimed in claim 1, wherein the combiners are adders and/or OR gates.

12. A device as claimed in claim 1, wherein the combination control signals are weighting coefficients.

13. A correlator comprising
25 generation means comprising a code generator for generating a local code, and a shift register, the generation means generating at least one code phase from said local code, and

30 at least one correlator for correlating a signal applied to the correlator structure with said at least one locally generated code phase,

said generation means further comprising at least one logic branch controlled by at least one combination control signal, on the basis of which the logic branch combines the code phase from i outputs of the shift register, i being an integer between 2 and N .

35 14. A correlator as claimed in claim 13, wherein at least one logic branch of said generation means comprises

i two-input selectors, to the first input of each of which is connected one input of the shift register and to the second input is connected one combination control signal, and

5 an i-input combiner, to whose outputs are connected the outputs of said i selectors and from whose output said code phase is obtained.

15. A correlator as claimed in claim 13 or 14, wherein the code phases obtained from the outputs of the logic branch(es) of said generation means are changed by software by changing the combination control signals.

16. A spread spectrum receiver for receiving a spread spectrum signal, the spread spectrum receiver comprising

10 generation means comprising a code generator for generating a local code, and a shift register, the generation means generating at least one code phase from said local code, and

15 at least one correlator for correlating a received spread spectrum signal with said at least one locally generated code phase,

20 said generation means further comprising at least one logic branch controlled by at least one combination control signal, on the basis of which the logic branch combines the code phase from i outputs of the shift register, i being an integer between 2 and N.

17. A spread spectrum receiver as claimed in claim 16, wherein at least one logic branch of said generation means comprises

25 i two-input selectors, to the first input of each of which is connected one input of the shift register and to the second input is connected one combination control signal, and

an i-input combiner, to whose outputs are connected the outputs of said i selectors and from whose output said code phase is obtained.

30 18. A spread spectrum receiver as claimed in claim 16 or 17, wherein the code phases obtained from the outputs of the logic branch(es) of said generation means are changed by software by changing the combination control signals.

19. A spread spectrum receiver as claimed in claim 16 or 17, wherein said code phase is a phased spreading code replica.

ABSTRACT

The present invention relates to a device for generating at least one code phase (C_e , C_p , C_l), the device comprising a shift register (702) comprising N outputs and to which a code sequence (C_{in}) to be phased is applied, and at 5 least one logic branch (722, 723, 724) controlled by at least one combination control signal on the basis of which the logic branch combines the code phase from i outputs of the shift register (702). N is an integer greater than two and i is an integer between 2 and N . Said at least one logic branch preferably comprises i two-input selectors (901 to 909, 911 to 919, 921 to 929), to the first 10 input of each of which is connected one input of the shift register (702) and to the second input is connected one combination control signal ($ec0$ to $ec8$, $pc0$ to $pc8$, $lc0$ to $lc8$), and an i -input combiner (910, 920, 930), to whose outputs are connected the outputs of said i selectors and from whose output said code phase is obtained.

15

(Figure 9A)

Fig 1




Fig 2




Fig 3




Fig 4A



 $g(t)$ 

Fig 4B


 $\bar{g}(t)$ 

Fig 4C


 $g'(t)$ 

Fig 4D

Fig 5




Fig 6




Fig 7




Fig 8




Fig 9A




Fig 9B




Fig 10A

+-1/8 chip phase difference; linear detection




Fig 10B

+-1/4 chip phase difference; linear detection




Fig 10C

+-3/8 chip phase difference; linear detection




Fig 10D

+-1/2 chip phase difference; linear detection




Fig 11A

+-1 chip phase difference; linear detection




Fig 11B

+-2 chip phase difference; linear detection




Fig 11C

sum of +-1 - +-4 chip phase differences; linear detection





Fig 11D

linear combination of +-1 - +-4 chip phase differences; linear detection



12/13

Fig 12A




Fig 12B




Fig 12C





Fig 12D



13/13

+1/2 chip phase difference; quadratic detection




Fig 13A

+1 chip phase difference; quadratic detection




Fig 13B

sum of +1/2 - +2 chip phase differences; quadratic detection




Fig 13C

linear combination of +1/2 - +2 chip phase differences; quadratic detection




Fig 13D

As a below named inventor, I hereby declare that my residence, post office address and citizenship are as stated below next to my name, and I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the INVENTION ENTITLED

Correlator

the specification of which (CHECK applicable BOX(ES))

→ A. is attached hereto.
BOX(ES) → B. was filed on _____ as U.S. Application No. _____ /
→ C. was filed as PCT International Application No. PCT/ _____ / on _____

and (if applicable to U.S. or PCT application) was amended on _____

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose all information known to me to be material to patentability as defined in 37 C.F.R. 1.56. I hereby claim foreign priority benefits under 35 U.S.C. 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International Application which designated at least one other country than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate, or PCT International Application, filed by me or my assignee disclosing the subject matter claimed in this application and having a filing date (1) before that of the application on which priority is claimed, or (2) if no priority claimed, before the filing date of this application:

<u>PRIOR FOREIGN APPLICATION(S)</u>		<u>Date first Laid-open or Published</u>	<u>Date Patented or Granted</u>	<u>Priority Claimed</u>
<u>Number</u>	<u>Country</u>	<u>Day/MONTH/Year Filed</u>		<u>Yes</u> <u>No</u>
19992209	Finland	13 October 1999		X
20000519	Finland	7 March 2000		X

I hereby claim domestic priority benefit under 35 U.S.C. 119(e) or 120 and 365(c) of the indicated United States applications listed below and PCT international applications listed above or below and, if this is a continuation-in-part (CIP) application, insofar as the subject matter disclosed and claimed in this application is in addition to that disclosed in such prior applications, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in 37 C.F.R. 1.56 which became available between the filing date of each such prior application and the national or PCT international filing date of this application:


<u>PRIOR U.S. PROVISIONAL, NONPROVISIONAL AND/OR PCT APPLICATION(S)</u>		<u>Status</u>	<u>Priority Claimed</u>
<u>Application No. (series code/serial no.)</u>	<u>Day/MONTH/Year Filed</u>	<u>pending, abandoned, patented</u>	<u>Yes</u> <u>No</u>


I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

And I hereby appoint Pillsbury Madison & Sutro LLP, Intellectual Property Group, 1100 New York Avenue, N.W., Ninth Floor, East Tower, Washington, D.C. 20005-3918, telephone number (202) 861-3000 (to whom all communications are to be directed), and the below-named persons (of the same address) individually and collectively my attorneys to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith and with the resulting patent, and I hereby authorize them to delete names/numbers below of persons no longer with their firm and to act and rely on instructions from and communicate directly with the person/assignee/attorney/firm/ organization who/which first sends/sent this case to them and by whom/which I hereby declare that I have consented after full disclosure to be represented unless/until I instruct the above Firm and/or a below attorney in writing to the contrary.

Paul N. Kokulis	16773	Dale S. Lazar	28872	Mark G. Paulson	30793	Michael R. Dzwonczyk	36787
Raymond F. Lippitt	17519	Paul E. White, Jr.	32011	Stephen C. Glazier	31361	W. Patrick Bengtsson	32456
G. Lloyd Knight	17698	Glenn J. Perry	28458	Paul F. McQuade	31542	Jack S. Barufka	37087
George E. Lowe	18787	Kendrew H. Colton	30368	Ruth N. Morduch	31044	Adam R. Hess	41835
Kevin E. Joyce	20508	G. Paul Edgell	24238	Richard H. Zaitlen	27248		
George M. Sirilla	18221	Lynn E. Eccleston	35861	Roger R. Wise	31204		
Donald J. Bird	25323	Timothy J. Klima	34852	Jay M. Finkelstein	21082		
Peter W. Gowday	25872	David A. Jakopin	32995	Anita M. Kirkpatrick	32617		

(1) INVENTOR'S SIGNATURE:

 Date: 6.10.2000

Ville		EEROLA
First	Middle Initial	Family Name
Residence	Julkjärvi	Finland
City	State/Foreign Country	Country of Citizenship
Post Office Address (include Zip Code)	Aukustintie 2-4 B 4, FIN-39160 Julkjärvi, Finland	

(2) INVENTOR'S SIGNATURE:

 Date: 6.10.2000

Tapani		RITONIEMI
First	Middle Initial	Family Name
Residence	Peräseinäjoki	Finland
City	State/Foreign Country	Country of Citizenship
Post Office Address (include Zip Code)	Ville Ritolantie 168, FIN-61100 Peräseinäjoki, Finland	

(FOR ADDITIONAL INVENTORS, check box to attach PAT 116-2 same information for each re signature, name, date, citizenship, residence and address.)